

• no or very little communication among parallel tasks



Any questions?

Parallelism



On the other hand, some processes are not parallel at all

• are they embarrassingly sequential?



Need to find and gauge where the parallelism is

SPIE Medical Imaging 2016

Types of Parallelism

Task based parallelism

- unrelated processes are executed in parallel
- slowest process determines the speed
- also known as coarse grained parallelism
- MIMD model = Multiple Instructions Multiple Data

Data based parallelism

- decompose a specific task into threads
- each thread executes the same statement at the same time
- also known as fine grained parallelism
- SIMD model = Single Instructions Multiple Data

SPIE Medical Imaging 2016

Patterns of Parallelism



Loops

- for and while statements
- Fork and Join

Tiling and grids

- break the domain into sub-problems that map well to the hardware
- 2D tiles/grid for images, 3D tiles/grid for volumes

Divide and Conquer

- recursion: can present problems for parallelism when too deep
- · better use an iterative approach that solves a level in parallel

Speedup Curves

SPIE Medical Imaging



SPIE Medical Imaging 2016

SPIE Medical Imaging 2016

Amdahl's Law

SPIE Medical Imaging

Amdahl's Law







Beyond Theory....



GPUs are more than parallel computing

There are certain features that provide a turbo boost

- special ASIC circuits for frequent operations
- latency hiding by rapid thread switching
- special memory organization for 2D data
- schedulers
- managers
- APIs, drivers
- caches
- dedication to computing



Focus Efforts on Most Beneficial

SPIE Medical Imaging

Optimize program portion with most 'bang for the buck'

- look at each program component
- · don't be ambitious in the wrong place

Example:

• program with 2 independent parts: A, B (execution time shown) A = B



SPIE Medical Imaging 2016 one gains more with less

Programming Strategy

Use GPU to complement CPU execution

- recognize parallel program segments and only parallelize these
- leave the sequential (serial) portions on the CPU



SPIE

Not Medical Imaging The Hardware NVIDIA Fermi

CUDA Core

SM (Streaming

Multiprocessor)

18

SPIE

has 32 Streaming

Processors (SP) = CUDA core

North

Medical Imaging

Cost of Data Transfer



Amortizing the cost for data transfer is important

- computational benefit of a transfer plays a large role
- transfer costs are (or can be) significant

Adding two (*N*×*N*) matrices:

- transfer back and from device: 3 N² elements
- number of additions: N²
- \rightarrow operations-transfer ratio = 1/3 or O(1)

Multiplying two (*N*×*N*) matrices:

- transfer back and from device: 3 N² elements
- number of multiplications and additions: N³
- \rightarrow operations-transfer ratio = O(N) grows with N

SPIE Medical Imaging 2016

Threads Organization: Fine Grain



Threads within a block are organized into *warps*

• execute the same instruction simultaneously with different data

A warp is 32 threads (fixed)

One SM can maintain 48 warps simultaneously

 keep one warp active while 47 wait for memory → latency hiding

MIC-GPU

• 32 threads × 48 warps ×16 SMs → 24,576 threads !



Parallelism Exposed as Threads

SPIE Medical Imaging

Grid 1

Grid 2

ead Thread Thread Thread

.1.0 (1.1.0) (2.1.0) (3.1.0

Block (1, 1)

Device

Kern

Kerne

2

Thread management:

- all threads run the same code
- a thread runs on one core

The threads divide into blocks

- each block has a unique ID \rightarrow block ID
- each thread has a unique ID within a block → thread ID
- block ID and thread ID can be used to compute a *global ID*

The blocks form a grid

Block/grid size can be set in program

```
SPIE Medical Imaging 2016
```

MIC-GPU

22

(2, 1)

Block and Thread Management

SPIE Medical Imaging

Upon invoking a CUDA program from the host:

Block-level

- blocks are serially distributed to SMs
- threads of a block execute on one SM
- as thread blocks terminate, new blocks are launched on vacated SMs

Thread-level

SPIE Medical Imaging 2016

- each SM launches warps of threads
- · SM schedules and executes warps that are ready to run
- as warps and thread blocks complete, resources are freed

Choose grid dimensions according to task dimensions (1D, 2D, now 3D)

MIC-GPU

Block Scheduling: Example

SPIE Medical Imaging

Threads are assigned to SMs in block granularity

- up to 8 blocks to each SM as resource allows
- choose number of blocks per SM based on overall task size
- big blocks and small task will leave many SMs idle

An SM can take up to 1,536 threads

- could be 512 (threads/block) * 3 blocks
- or 256 (threads/block) * 6 blocks, etc.

The optimal block size depends on:

- how much latency needs to be hidden (larger blocks)
- how much memory is needed per thread (smaller blocks)

MIC-GPU

task size (see above)

Mapping the Architecture to Parallel Programs



25 SPIE Medical Imaging 2016

An Important Player: Memory

CUDA threads may access data from multiple memory spaces:

Thread-level

SPIE Medical Imaging 2016

- registers (fast)
- local memory to handle register spills (slow)

Block-level

shared memory

Grid-level

- global memory (slowest)
- constant memory (read-only)
- texture memory (cached, read-only)
- surface memory (writable texture)

MIC-GPU

Grid Block (0, 0) Shared Memory Registers A registers

SPIE

Medical Imagino

An Important Player: Memory

Block 6 Block

MIC-GPU

SPIE Medical Imaging

Block (1, 0)

Shared Memory

26

Memory	On-chip	Cached	Access	Grie
Local	Ν	Y	RW	Blo
Shared	Y	Y	RW	
Global	Ν	1D	RW	Reg
Constant	Ν	Y	R	
Texture	Ν	1-3D	R	Thre

Caches are on-chip

heavy

Code development strategy

- start by using just global memory
- then optimize
- more about this later

SPIE Medical Imaging 2016

exture

Block (0, 0)

Shared Memory

28

Global vs. Shared Memory



•0123456789ABCDEF

Global memory

- partitioned into segments divisible by 32
- ensure coalesced access
- most efficient when data access is contiguous

Shared memory

- organized into 32 banks
- ensure conflict-free access



- If data is not aligned well in global memory
 - align it in shared memory
 - use collaborative load operation

Latency Hiding -- Revisited



Latency hiding is a form of hardware multi-threading

Major source of the speedup of GPUs

a new warp is switched to within one clock cycle

But....hardware multi-threading requires memory

- contexts of all these threads must be maintained in memory
- this typically limits the amount of threads that can be simultaneously maintained for latency hiding
- so there is a tradeoff

SPIE Medical Imaging 2016 MIC-GPU **SPIE Medical Imaging 2016** MIC-GPU 29 30 **Thread Communication Across** SPIE SPIE Avoid Latency – Exploit Locality Medical Imagino Medical Imaging Blocks **Temporal locality** Thread Block N - 1 Thread Block 0 Thread Block 1

- data that was accessed before will be likely accessed again
- use cache to reduce access latencies

Spatial locality

- data close to the data accessed last will likely be accessed soon
- fetch entire cache lines when accessing one element

Exploit locality by

- storing data in shared memory
- configure hardware caches (L2, CUDA vs. self-managed shared ٠ memory)
- e.g., split 64 KB/block into 48 KB CUDA cache and 16 KB selfmanaged (Fermi and higher)

SPIE Medical Imaging 2016

threadID 0 1 2 3 4 5 6 7

float x =
input[threadID];

loat v = func(x);

0 1 2 3 4 5 6 7

loat v = func(x);

t x = t[offsset+threadID];

t[offsset+threadID]

. . .

0 1 2 3 4 5 6 7

float y = func(x);



Vector Add – GPU



Subdivide Problem into 3 Stages

SPIE Medical Imaging

SPIE

Not

Medical Imagino

Handle each data subset with one thread block by:

- **load** the subset from global memory to shared memory, using multiple threads to exploit memory-level parallelism
- **compute** on the subset in shared memory; each thread can efficiently multi-pass over any data element
- copy results from shared memory to global memory

Let's see how this works using a matrix multiplication example

Vector Add – GPU

SPIE Medical Imaging

int **main**() {

```
int N = 4096;
                           // allocate and initialize memory on the CPU
      float *A = (float *) malloc(sizeof(float)*N);
               float *B = (float *) malloc(sizeof(float)*N); *C = (float*)malloc(sizeof(float)*N)
      init(A); init(B);
               // allocate and initialize memory on the GPU
      float *d A, *d B, *d C;
      cudaMalloc(&d A. sizeof(float)*N):
      cudaMalloc(&d B, sizeof(float)*N); cudaMalloc(&d C, sizeof(float)*N);
      cudaMemcpy(d A, A, sizeof(float)*N, HtoD);
      cudaMemcpy(d_B, B, sizeof(float)*N, HtoD);
               // configure threads
      dim3 dimBlock(32,1);
      dim3 dimGrid(N/32,1);
               // run kernel on GPU
      gpuVecAdd <<< dimBlock,dimGrid >>> (d_A, d_B, d_C);
               // copy result back to CPU
      cudaMemcpy(C, d_C, sizeof(float)*N, DtoH);
               // free memory on CPU and GPU
      cudaFree(d A); cudaFree(d B); cudaFree(d C); free(A); free(B); free(C);
SPIE Medical Imaging 2016
```

SPIE **Example: Matrix Multiplication** Medical Imaging __global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width) Nd { // Calculate the row index of the Pd element and M int Row = blockIdx.y*TILE WIDTH + threadIdx.y; // Calculate the column idenx of Pd and N int Col = blockIdx.x*TILE_WIDTH + threadIdx.x; Md Pd float Pvalue = 0; // each thread computes one element of the block sub-matrix for (int k = 0; k < Width; ++k) Pvalue += Md[Row*Width+k] * Nd[k*Width+Col]; Pd[Row*Width+Col] = Pvalue; }

39

Using Multiple Blocks



SPIE

Set Medical Imagino

Using Multiple Phases SPIE •tx •0 *2 •TILE_WIDTH-1 1111 Break up the execution of the kernel into phases so that the data accesses in each phase is focused on one subset (tile) of Md and Nd •ty •by .1 •TILE_WID SPIE Medical Imaging 2016 MIC-GPU 42

SPIE **Tiled Matrix Multiplication** Medical In Pagir -0+2 -TILE_WIDTH-1 ш<u>і</u> Each block computes one square sub-matrix Pdsub of size TILE WIDTH Each thread computes one element of Pdsub •ty •by •1 •TILE WID1 MIC-GPU SPIE Medical Imaging 2016



Locality



This scheme enforces *locality*

- focus of computation on a subset of data elements
- allows one to use small but high-speed memory for fast computation
- this exploit matches fast processors with high memory bandwidth and so maximizes the performance
- locality useful in any multi-core configurations

New Developments – CUDA 6

SPIE Medical Imaging



<page-header><page-header><page-header><section-header><image>

16 Streaming Multiprocessors (SMX)

SPIE Medical Imaging





Instruction Level Parallelism

SPIE Notific Medical Imaging

SPIE

Notific

Each Kepler SMX contains

- 4 Warp Schedulers
- each with dual Instruction Dispatch Units





Instruction Level Parallelism (ILP)

Dependencies not permitting ILP (9 clock cycles)

C = A + BE = C + DF = A + D

					loc	k			
1	0	1	2	3	4	5	6	7	8
adder1	C = A + B		E = C + D						
adder2	1						F = /	++[)

SPIE

Notific

Medical Imaging

Instruction reordering for better ILP (8 clock cycles)

C = A + BF = A + DE = C + D

				(cloc	k			
	0	1	2	3	4	5	6	7	8
adder1	1 C = A + B		1	É = C + D					
adder2			F = /	4 + [5				



Common Optimizations



Loop unrolling

- reduces arithmetic and creates better vectorization
- Loop fusion
 - · but check for dependencies

Thread fusion

increases workload for threads

Kernel fusion

- encourages data reuse
- Collaborative load into shared memory
 - when memory indexing is irregular

Larger blocks

- some might alead be done to you more threads can better hide memory latency
- but more threads require more registers → trade-off

SPIE Medical Imaging 2016

High Performance Computing on the Desktop



PC graphics boards featuring GPUs:

- NVIDIA GeForce, ATI Radeon
- available at every computer store for less than \$500
- set up your PC in less than an hour and play ٠



the latest board: NVIDIA GeForce GTX 980

NVIDIA Parallel Nsight (see demo)

SPIE Medical Imaging



"Just" Computing

SPIE Medical Imaging

Compute-only (no graphics): NVIDIA Tesla K and M series



True GPGPU

(General Purpose Computing using GPU Technology)

> 24 GB memory per card, 560 processors

> > \$4.000

Bundle 8 cards into a server: 5,280 processors, 192 GB memory

Recent Hot Topic: Deep Learning

A showcase application for GPUs

- DNN (deep neural networks)
- CNN (convolutional neural networks)
- GPUs shine especially in the training phase
- cuDNN = CUDA deep neural network library



CDIE	Madical	Imaging	2046
SPIE	weutcar	innaginig	2010

MIC-GPU

61

SPIE Medical Imaging

Course Schedule

1:30 - 1:45:	Introduction (Klaus)	
1:45 - 2:00:	Parallel programming primer (Klaus)	
2:00 - 2:30:	GPU hardware and CUDA basics (Klaus)	
2:30 - 3:00:	CUDA API, threads (Sungsoo)	
	Coffee Break	
3:30 - 4:00:	CUDA memory optimization (Sungsoo)	
4:00 – 4:15:	CUDA programming environment (Sungsoo)	
4:15 – 4:45:	Multi GPU (Sungsoo)	
4:45 – 5:25:	Examples and demo (Klaus, Sungsoo)	
5:25 – 5:30:	Closing remarks (Klaus)	
SPIE Medical Imaging 20	16 MIC-GPU	62