#### Code Generation

#### Compiler Design

**CSE 504** 

- Syntax-Directed Code Generation
- Machines
- Expressions
- 4 Statements
- Short-Circuit Code

Last modifled: Wed Apr 08 2015 at 16:10:34 EDT Version: 1.6 15:28:43 2015/01/25 Compiled at 16:12 on 2015/04/08

Compiler Design Code Generation CSE 504 1 / 30

- Intermediate code generation: Abstract (machine independent) code.
- Code optimization: Transformations to the code to improve time/space performance.
- Final code generation: Emitting machine instructions.



# Syntax Directed Translation

```
Interpretation: E \longrightarrow E_1 + E_2 \quad \{ E.val := E_1.val + E_2.val; \}

Type Checking: E \longrightarrow E_1 + E_2 \quad \{ \quad \text{if } E_1.type \equiv E_2.type \equiv int } \quad E.type = int; \quad \text{else} \quad E.type = float; \}
```

#### **Code Generation:**

Syntax-Directed Code Generation

```
E \longrightarrow E_1 + E_2 \ \{ \ E.code = E_1.code \, \| \ E_2.code \, \| \ \| \ \text{``add''} \ \}
```

## Stack iviacnines

Simplified translation, but fewer opportunities for optimization.

- Machine Configuration:
  - Contents of stack; each element of the stack is a cell of some standard size (e.g. 32 bits).
  - Registers: Program counter, Stack pointer, (more later)
- Stack representation:
  - "[]" to represent empty stack
  - " $v_1$ ::S" to represent a stack whose top element is  $v_1$  and the remainder of the stack is S.
  - "S[i]" represents the value at the *i*-th element of stack S (counting from the base, not top, of the stack).

## Stack Machine Instructions

load\_immed v: Push v on stack.

$$S \longrightarrow \boxed{\texttt{load\_immed v}} \longrightarrow v :: S$$

• load: Load value from given address to top of stack.

$$a:: S \longrightarrow load \longrightarrow v:: S$$

where v = S[a].

store: Store a given value to a given address.

$$v :: a :: S \longrightarrow store \longrightarrow v :: T$$

where T is same as S except T[a] = v.

add: Add top two elements.

$$v_2 :: v_1 :: S \longrightarrow add \longrightarrow v_1 + v_2 :: S$$

pop: Remove top-most element.

$$v :: S \longrightarrow \boxed{pop} \longrightarrow S$$

Compiler Design Code Generation

# Register Machines

- Machines with a (possibly unbounded) number of registers. Lets call them  $t_1, t_2, \ldots$
- Separate *Heap* space for dynamically allocated objects.
- Instructions:
  - move  $t_1, t_2$ : Move value from register  $t_2$  to  $t_1$ .
  - move\_immed  $t_1$ , i: move literal constant i to a register  $t_1$ .
  - add  $t_1, t_2$ : Add values of  $t_1$  and  $t_2$ , store it back in  $t_1$ .

## Code Generation and Attributes (Stack Machine)

```
E \longrightarrow E_1 + E_2  {
                        E.code = E_1.code \parallel E_2.code \parallel
                        { E.code = "load_immed int.val" }
   \longrightarrow id { E.code = "load id.addr" }
     \longrightarrow id = E_1
                        E.code = "load_immed id.addr" |
                                    E_1.code |
                                    "store"
```

id.addr is the address of cell allocated for id.

Compiler Design Code Generation

## Variables and Addresses in Register Machines

- Since the register machine has unbounded number of registers, all local variables and function parameters will be stored in registers.
- Each program variable is mapped to a distinct abstract register. Each id has an attribute id.addr to represent this mapping.
- For final code generation, the registers of the abstract machine will be mapped to (a small, finite) set of registers of a concrete machine (e.g. MIPS).
- Clearly not all abstract machine registers may have a corresponding concrete machine register. Such abstract registers will be **spilled** to cells on a stack on the concrete machine.

Compiler Design Code Generation

```
\longrightarrow E_1 + E_2
                  E.t = generate_new_temporary();
                  E.code = E_1.code \parallel E_2.code
                             \| "add E.t, E_1.t, E_2.t"
      int.
                  E.t = generate_new_temporary();
                   E.code = ["mov_immed E.t, int.val"]
                  E.t = id.addr:
                   E.code = []
      id = E_1
                  E.t = E_1.t;
                  E.code = E_1.code
                             "move id.addr, E.t"
```

◆ロト ◆団ト ◆豆ト ◆豆ト 豆 めらぐ

Compiler Design Code Generation CSE 504 10 / 30

## References

Some languages allow variables to have *locations* (i.e. addresses) and a variable may refer to another variable's location.

- Languages such as C/C++ permit programmers to obtain location of arbitrary variables (using the "address-of" operation, "&"), and dereference locations (i.e. access the value stored at an address, using "\*").
- When translating a C-like language, every variable should be potentially allocated on stack; it can be mapped to a register if there is no operation that takes its address.
- Languages such as Java give locations only to objects and arrays. All variables are stack-allocated.

The location of a variable itself is not accessible to the program.

Compiler Design Code Generation

#### *I*- and *r*-values

Syntax-Directed Code Generation

$$i = i + 1;$$

- r-value: actual value of the expression
- *I*-value: for expressions associated with specific memory addresses, the location where the value of the expression is stored.
- Some expressions (e.g. i) have both *I* and *r*-values.
- Other expressions (e.g. 5) have only an r-value.
- Some expression's values may be (at least temporarily) stored in locations, but those locations may not have a meaning in terms of the program, and we consider them also to have only r-values (e.g. i+1).

## Code Generation for *L*-expressions

An L-expression is one which has an I-value.

- Roughly speaking *L*-expressions are those that may occur on the lhs of an assignment.
- In Proto(2), the only L-expressions were identifiers.
- In Proto(3), *L*-expressions include array access.
- For compiling assignments, we will use additional attributes for *L*-expressions (other than *L.t* and *L.code*, which all expressions have.

Compiler Design Code Generation CSE 504 13 / 30

## Consider expression grammar changed as follows:

$$E \rightarrow E + E$$

$$E \rightarrow L = E$$

$$E \rightarrow int$$

$$E \rightarrow L$$

$$L$$
  $ightarrow$  id

$$L \rightarrow L[E]$$

• L represents simple identifiers as well as array expressions.

• The index of an array expression can be any arbitrary expression (including an array expression itself)

Example: x[y[i]]

• The base of an array expression is an identifier or another array expression.

Example: 
$$(x[i])[j]$$

• LHS of an assignment can be an array expression.

#### Addresses and Allocation

- For Proto, we'll use Java-like convention of keeping variables in stack/registers, and arrays (and later, objects) on heap.
- For heap access, we use the following intermediate code instructions:
  - hstore a, r: store value to a heap cell. Register a has the address of the cell in heap, and register r has the value to be stored.
  - hload r, a: load value from a heap cell. Register a has the address of the cell in heap, and register r is the destination for the load.
  - halloc  $r_1, r_2$ : allocate a segment of heap cells. Register  $r_2$  contains the number of cells to allocate. Register  $r_1$  will then be set to the base address of the allocated heap cells.
  - ?? hsize  $r_1, r_2$ : get size of a heap segment. **Bounds Check** Register  $r_1$  is the address of the heap segment. Register  $r_2$  will then be set to the size of the segment.

Compiler Design Code Generation 15 / 30

## Allocation

```
egin{aligned} E & \longrightarrow & 	ext{new T [ $E_1$ ]} \ & \{ & E.t = generate\_new\_temporary(); \ & E.code = E_1.code \ & \| 	ext{ "halloc $E.t$, $E_1.t"} \ & \} \end{aligned}
```

- E<sub>1</sub> will be an integer-valued expression that specifies the number of elements in the array to allocate.
- Type T is ignored (at least, for now).
- E, then, is a reference to the newly allocated array.
- If bounds check is needed, additional book-keeping info needs to be maintained with the array.
  - $\dots$  allocate n+1 cells, and use the zero-th cell to store the length!

4 D F 4 D F 4 D F 4 D F 4 D F 4 D F

# Generating code for arrays:

```
id
            L.t = L.at = id.addr:
            L.lcode = L.rcode = [];
            L.mem = reg;
L_1 \Gamma E 1
            L.at = generate\_new\_temporary();
            L.lcode = L_1.rcode
                       \parallel E.code
                        "mul L.at, E.t, 4"
                        "add L.at, L.at, L_1.t";
            L.t = generate_new_temporary();
            I.rcode = I.lcode
                       "hload L.t, L.at";
            L.mem = heap;
```

# LHS

- L.t: Register holding L's value.
- L.at: Register holding L's address.
- L.lcode: Code for evaluating L's address.
- L.rcode: Code for evaluating L's value.
- Note: no bounds check!

Compiler Design Code Generation CSE 504 17 / 30

# RHS

```
\begin{array}{cccc} E & \longrightarrow & L & \{ & & \\ & & E.t = L.t; & \\ & & E.code = L.rcode \\ \} & & \end{array}
```

Example expression:

Syntax-Directed Code Generation

```
(i + a[i])
 + b[i][j]

With i.addr = t_1,

j.addr = t_2,

a.addr = t_3,

b.addr = t_4.
```

```
// i's rcode (empty)
// a[i]'s rcode
mul t5, t1, 4
add t5, t5, t3
aload t6, t5
// i+a[i]'s code
add t7, t1, t6
// b[i][j]'s rcode:
// b[i]'s rcode
mul t8, t1, 4
add t8, t8, t4
aload t9, t8
// use b[i] as base:
mul t10, t2, 4
add t10, t10, t8
aload t11, t10
// add b[i][j] to prev result
add t12, t7, t11
```

Compiler Design Code Generation CSE 504 18 / 30

## Assignments

```
E \longrightarrow L = E_1
\{ E.t = E_1.t; \\ if L.mem == reg \\ assigncode = "move L.at, E_1.t"; \\ else \\ assigncode = "hstore L.at, E_1.t"; \\ E.code = L.lcode \\ || E_1.code \\ || assigncode; \\ \}
```

```
Ss \longrightarrow S Ss_1 \ Ss.code = S.code \ Ss.code; \ Ss \longrightarrow \epsilon \ Ss.code = [] \}  Ss \longrightarrow E ; \ S.code = E.code; \ S.code = E.code; \}
```

Compiler Design Code Generation CSE 504 20 / 30

```
S \longrightarrow \text{ if } E, S_1, S_2 \quad \{ \\ elselabel = get\_new\_label(); \\ endlabel = get\_new\_label(); \\ S.code = E.code \\ \parallel \text{ "beq } E.t, 0, elselabel" \\ \parallel S_1.code; \\ \parallel \text{ "jmp endlabel"} \\ \parallel \text{ } S_2.code; \\ \parallel \text{"endlabel:"} \\ \end{pmatrix}
```

S.end: label to jump after S is executed completely.

```
S \longrightarrow if E, S_1, S_2  {
S.begin = get\_new\_label();
S_1.end = S_2.end = S.end;
S.code = "S.begin:"
\parallel E.code
\parallel "beq E.t, 0, S_2.begin"
\parallel S_1.code
\parallel S_2.code;
}
```

Compiler Design Code Generation CSE 504 22 / 30

#### Continuations

Attributes of a statement that specify where control will flow to after the statement is executed.

- Analogous to the follow sets of grammar symbols.
- In deterministic languages, there is only one continuation for each statement.
- Can be generalized to include local variables whose values are needed to execute the following statements:

*Uniformly captures* call, return and exceptions.

- Most frequently, the continuation of a statement will simply be its succeeding statement.
- We will use a special label "fallthrough" to denote this.

```
Ss \longrightarrow SSs_1
                           Ss_1.end = Ss.end;
                           S.end = fallthrough;
                           Ss.code = \dots 
 S \longrightarrow E;
                           if S.end == fallthrough
                                next = []
                           else
                                next = "imp S.end"
                           S.\mathsf{code} = \dots
                                    \parallel next; \}
```

```
E \longrightarrow E_1 && E_2 { E.t = generate\_new\_temporary(); E.code = E_1.code \parallel E_2.code \parallel "and E.t, E_1.t, E_2.t"; }
```

- The above code evaluates  $E_2$  regardless of the value of  $E_1$ .
- Short circuit code: evaluate  $E_2$  only if needed.

```
E \longrightarrow E_1 \&\& E_2 \quad \{ \quad E.t = generate\_new\_temporary(); \\ skip = generate\_new\_label(); \\ E.code = E_1.code \\ \parallel \text{``move } E.t, E_1.t'' \\ \parallel \text{``beq } E.t, 0, skip'' \\ \parallel E_2.code \\ \parallel \text{``move } E.t, E_2.t'' \\ \parallel \text{``skip:''}; \quad \}
```

Compiler Design Code Generation CSE 504 25 / 30

# Generating Shortcircuit Code

Use two continuations for each boolean expression:

- E.success: where control will go when expression in E evaluates to true.
- E.fail: where control will go when expression in E evaluates to false.

Both continuations are inherited attributes.

Compiler Design Code Generation CSE 504 26 / 30

Compiler Design Code Generation CSE 504 27 / 30

```
S \longrightarrow if E, S_1, S_2  { S.begin = get\_new\_label(); S_1.end = S_2.end = S.end; E.success = S_1.begin; E.fail = S_2.begin; S.code = "S.begin:" \parallel E.code \parallel S_1.code \parallel S_2.code; }
```

Compiler Design CSE 504 28 / 30

#### Continuations and Code Generation

Continuation of a statement is an inherited attribute.

It is not an I-inherited attribute!

Code of statement is a synthesized attribute, but is dependent on its continuation.

**Backpatching:** Make two passes to generate code.

- Generate code, leaving "holes" where continuation values are needed.
- Fill these holes on the next pass.

Compiler Design Code Generation

#### What's left?

After intermediate code is generated,

 Optimize intermediate code using target machine-independent techniques.

#### Examples:

- constant propagation
- loop-invariant code motion
- dead-code elimination
- strength reduction
- Generate final machine code
   Perform target machine-specific optimizations.