

3


### Sobel Filter Effect



Before:


After:






### **Example: Sobel Filter**





## **R/W Global Memory**



MIC-GPU

Reduce Global Memory Read	SPIE Medical Imaging
unsigned char ml, unsigned char mm, //not used	5 6 2 7 2 6
SPIE Medical Imaging 2012 MIC-GPU	

7

5

### **Reading Texture Memory**

SPIE Medical Imaging

Take advantage of CUDA (texture memory)

- Using cache (texture memory) to enhance performance
- Each kernel can compute more than one pixels. This can help to exploit locality for cache
- Texture memory itself is optimized for coalescing

SPIE Medical Imaging 2012	MIC-GPU	9	5

### Improve Caching?

SPIE Medical Imaging

#### Disadvantage

- Only using hardware cache to handle spatial locality
- A pixel may be still loaded 9 times in total due to cache miss

### Take advantage of CUDA Shared Memory

- Shared memory can be as fast as register! As a user-controlled cache.
- 1. Together with texture memory, load a block of the image into shared memory
- 2. Each thread compute a consecutive rows of pixels (sliding window)
- **3**. Writing result to global memory

### **Reading Texture Memory**

Texture memory only.


<ul> <li>No shared memory</li> </ul>		Global memory as output. Need consider coalescing
unsigned char *pSobel = (uns	igned char *) (((char *) pSobelOriov	when write back
for ( int i = threadIdx.x; i < w;	i += blockDim.x ) {	
unsigned char pix00 = tex2	D( tex, (float) i-1, (float) blockldx.x-1	);
unsigned char pix01 = tex2	D( tex, (float) i+0, (float) blockIdx.x-1	);
unsigned char pix02 = tex2	D( tex, (float) i+1, (float) blockIdx.x-1	);
unsigned char pix10 = tex2	D( tex, (float) i-1, (float) blockldx.x+0	);
unsigned char pix11 = tex2	D( tex, (float) i+0, (float) blockIdx.x+0	) );
unsigned char pix12 = tex2	D( tex, (float) i <del>+1, (float) blockIdx.x+0</del>	
unsigned char pix20 = tex2	D( tex, (float) i-1, (float) blockldx.x+T	Read from texture memory
unsigned char pix21 = tex2	D( tex, (float) i+0, (float) blockIdx.x+1	
unsigned char pix22 = tex2	D( tex, (float) i+1, (float) blockIdx.x+1	);
pSobel[i] = ComputeSobel(	pix00, pix01, pix02, pix10, pix11, pix	12,
pix20, pix2	1, pix22, fScale );}	
PIE Medical Imaging 2012	MIC-GPU	10


#### SPIE Medical Imaging 2012


MIC-GPU

# Returning Example : Sobel Filter

SPIE Medical Imagin







Each thread will compute a number of consecutive rows of pixel


Computing all pixels inside one block (without apron)

SPIE Medical Imaging 2012

11

Reading Shared Memory	Shared Memory Bank Conflicts SPIE Medical Imaging
<ul> <li>Shared memory + texture memory.</li> <li>_sharedunsigned char shared[]; kernel&lt;&lt;<blocks, sharedmem="" threads,="">&gt;&gt;();</blocks,></li> <li>2 5 6 2 5 6 4 2 7 4 2 7 5 2 6 5 2 6</li> <li>// copy a large tile of pixels into shared memory</li> <li>_syncthreads();</li> <li>// read 9 pixels from shared memory</li> <li>Loading data under current window, 9 reads</li> <li>out.x = ComputeSobel(pix00, pix01, pix02, pix10, pix11, pix12, pix20, pix21, pix22, fScale );</li> <li>// read p00, p10, p20</li> <li>Sliding window right, reuse 6, update 3</li> <li>out.y = ComputeSobel(pix02, pix00, pix01, pix12, pix10, pix11, pix22, pix20, pix21, fScale );</li> <li>// read p01, p11, p21</li> <li>Sliding window right, reuse 6, update 3</li> <li>out.z = ComputeSobel(pix00, pix01, pix02, pix10, pix11, pix12, pix20, pix21, fScale );</li> <li>// read p02, p12, p22</li> <li>Sliding window right, reuse 6, update 3</li> <li>out.w = ComputeSobel(pix00, pix01, pix02, pix10, pix11, pix12, pix20, pix21, pix22, fScale );</li> <li>// read p02, p12, p22</li> <li>Sliding window right, reuse 6, update 3</li> <li>out.w = ComputeSobel(pix00, pix01, pix02, pix10, pix11, pix12, pix20, pix21, pix22, fScale );</li> <li>// read p02, p12, p22</li> <li>Sliding window right, reuse 6, update 3</li> <li>out.w = ComputeSobel(pix00, pix01, pix02, pix10, pix11, pix12, pix20, pix21, pix22, fScale );</li> <li>// read p02, p12, p2</li> <li>Sliding window right, reuse 6, update 3</li> <li>out.w = ComputeSobel(pix00, pix01, pix02, pix10, pix11, pix12, pix20, pix21, pix22, fScale );</li> <li>// reads();</li> </ul>	<ul> <li>Shared memory banks</li> <li>Shared memory is divided into 32 banks to reduce conflicts</li> <li>Each thread can access 32-bit from different banks simultaneously to achieve high memory bandwidth</li> <li>Conflict-free shared memory as fast as registers</li> <li>Linear</li> <li>Shared ID</li> <li>Mared ID</li> <li>Thread ID</li> <li>Mared ID</li></ul>
SPIE Medical Imaging 2012 MIC-GPU 13	SPIE Medical Imaging 2012 MIC-GPU 14
Shared Memory Bank Conflicts       Shared memory         Compute Capability 1.x       Shared memory         4-way bank conflicts       Shared memory         shared char shared[32];       Shared memory	Shared memory read a 32-bit word and broadcast to several threads simultaneously

- Read
- · Reduce or resolve bank conflicts if set to broadcasting
- Which word is selected as the broadcast word and which address is picked up for each bank at each cycle is unspecified



same bank

No bank conflicts

char data = shared[BaseIndex + 4 \* tid];

**Compute Capability 2.x** 

· Bank conflicts occur when multiple threads access different words in the

Half-warp

15

0123456789ABCDEF

Add up a large set of numbers

• Normalization factor:

$$S = \sum_{i=0}^{n-1} v[i]$$

• Mean square error:


$$MSE = \sum_{i=0}^{n-1} (a[i] - b[i])^2$$


SPIE

Medical Imaging

19


Number of addition operations:





### Parallel Approach: Kernel 2

SPIE Medical Imaging



SPIE

Parallel Approach: Kernel 2

Northing

Medical Imaging

#### SPIE Medical Imaging

SPIE

#### Performance for 4M numbers:

	Time (2 <sup>22</sup> ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x

**MIC-GPU** 

### **Further Optimizations**

Rule 3: Maximize instruction throughput Kernel 4 Halve the number of blocks, with two loads Kernel 5 Unrolling last loop Kernel 6 Completely unrolling loops Kernel 7 Multiple element per thread See details changes in M. Harris, Optimizing parallel reduction with CUDA SPIE Medical Imaging 2012 MIC-GPU 25 26 SPIE **Best Programming Practices** Medical Imaging Medical Imagin Three basic strategies Maximize parallel execution Optimize memory usage  $\rightarrow$  achieve maximum memory bandwidth Optimize instruction bandwidth → maximize instruction throughput Maximized parallel execution Minimize number of synchronization barriers → let it flow Minimize divergent flows Better synchronize within a block than across → group threads Optimize memory usage Map poor coalescing patterns in global memory to shared memory Load data in coalesced chunks before computation begins  $\rightarrow$  #1: Get good coalescing in global memory  $\rightarrow$  #2: Get conflict-free data access in shared memory

### Performance for 4M numbers:

**Towards Final Optimized Kernel** 

	Time (2 <sup>22</sup> ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: Interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: Interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16x

### Final optimized kernel:

Kernel 7:

SPIE Medical Imaging 2012

0.268 ms 62.671 GB/s

1.42x

30.04x

27

SPIE Medical Imaging 2012

SPIE

Medical Imaging

# **Best Programming Practices**

Maximize instruction throughput

- 1. Instruction level
  - $\rightarrow$ operator, branches and loops
- 2. Optimize execution configuration

### Kernel will fail to launch if

• Number of threads per block >> max number of threads per block

SPIE

Set Medical Imaging

· Requires too many registers or shared memory than available

### **Best Programming Practices**

#### Block

· At least as many blocks as multiprocessors (SMs)

#### Threads

- · Chose number of threads/block as a multiple of the warp size
- Typically 192 or 256 threads per block
- · But watch out for required registers and shared memory
- Check Visual profiler or Occupancy Calculator

#### Multiprocessor occupancy

- Ratio of number of active warps per SM over max number of warps
- Visual profiler or Occupancy Calculator
  - Choose thread block size based on shared memory and registers

PIE Medical Imaging	2012 MIC-GPU	29
Course	Schedule	SPIE Medical Imaging
1:30 – 1:45:	Introduction	
1:45 – 2:00:	Parallel programming primer	
2:00 – 2:15:	GPU hardware	
2:15 – 3:00:	CUDA API, threads level optimization	
	Coffee Break	
3:30 – 4:00:	CUDA memory optimization	
4:00 – 4:15:	CUDA programming environment (Ziyi)	
4:15 – 4:45:	Parallelism in medical image (Klaus)	
4:45 – 5:25:	CT reconstruction examples (Eric + Ziyi)	
5:25 – 5:30:	Closing remarks (Klaus)	