CSE 220: System Fundamentals I

Spring 2017

LECTURE 01  LECTURE 02
Prof. Jennifer Wong-Ma  Prof. Kevin McDonnell

jwong@cs.stonybrook.edu  ktm@cs.stonybrook.edu
New CS Building, Room 212  New CS Building, Room 105
(631) 632-1728  (631) 632-2456
Office Hours: M 11:30am-1pm, W 10-11:30am  Office Hours: M 12:30-2:00pm, Tu 3:00-4:30pm

Lecture: M/W 8:30-9:50am in Frey Hall 104  Lecture: Tu/Th 10:00-11:50pm in Frey Hall 102
Common Midterm Exam: Monday, March 20, 2017 8:45pm - 10:15pm
Common Final Exam: Wednesday, May 17, 2017 8:00am - 10:45am

Course Homepage & PIAZZA: http://www.cs.stonybrook.edu/~cse220

This term we will be using PIAZZA for class discussion. The system is highly catered to getting you help fast and efficiently from classmates, the TAs, and Professors. All non-personal course-related communication should be posted to the discussion board. If you have questions about assignments, technical problems that need troubleshooting, or other questions that might be of interest to other students, they must be posted to PIAZZA and not emailed to the instructor or TA.

If you have any problems or feedback for the developers, email team@piazza.com. Find our class page at: https://piazza.com/stonybrook/spring2017/cse220/home

Course Description: This course will introduce assembly language programming and essential concepts of computer organization and architecture. The focus of this course is on the computer organization of a computer system, including the processor architecture and the memory system. In particular, we will discuss the internal representation of information, performance evaluation methodology, instruction set architectures and implementation techniques for computer arithmetic, control path design, and pipelining.

Prerequisite(s): CSE major, and completed CSE 114 or 160 with a C or higher.
Note(s): A minimum grade of C is required in this course for the CSE major or minor.
Credit Hours: 3

Author(s): Harris and Harris; ISBN-13: 978-0-12-394424-5

Course Objectives:
At the completion of this course, students will possess:

1. An understanding of processor organization.
2. An understanding of the design principles of instruction set architecture in terms of the programming flexibility, hardware complexity, and implementation efficiency of complex versus reduced instruction set computers.
3. Knowledge of implementation techniques such as number representations, computer arithmetic, processor data paths, pipelining.
4. An ability to program in assembly language and understand the relationship to processor design.

Grade Breakdown: Pass/No Credit (P/NC) option is not available for this course.

- Programming Assignments 25%
- Quizzes 15%
- Midterm Exam 25%
- Final Exam 30%
- Recitation Attendance 5%

Course Policies:

- **Programming Assignments**
  - Students are expected to work independently. **Offering and accepting** solutions from others is an act of plagiarism, which is a serious offense and **all involved parties will be penalized according to the Academic Honesty Policy**. Discussion amongst students is encouraged, but when in doubt, direct your questions to the professor, tutor, or lab assistant.
  - **Extensions or late assignments will not be accepted under any circumstances.** If some sort of emergency prevents you from submitting your assignment on time, supply your section’s professor with suitable documentation and notification prior to the assignment deadline.
  - Programming assignments must be turned in on or before the day they are due. Students are urged to plan ahead to avoid problems such as congestion or failure of computer facilities at the last minute. If your assignment is incomplete or is not working by the due date, turn in whatever you have. **Note due to limited resources for grading, programs which do not compile or run for testing may not be graded.**
  - We believe students often learn by investigating and understanding their mistakes. For this reason we grant students the privilege to correct issues in their programming assignments and re-submit for regrading.
  - **Regrading Policy:** Assignment regrades will be accepted within one week of returned graded assignment. Students requesting a regrade must modify their assignment to correct any mistakes and resubmit the assignment to the regrade script on sparky. Submitted programs will be retested and additional regrade points obtained will be penalized based on the number of line modifications made in the assignment.

**Additional regrade points =**

\[(100\% - \text{Penalty}) \times (\text{Regrade score} - \text{Original score})\]
<table>
<thead>
<tr>
<th># of Lines Modified</th>
<th>Penalty</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 5</td>
<td>No Penalty</td>
</tr>
<tr>
<td>6 - 10</td>
<td>10%</td>
</tr>
<tr>
<td>11 - 20</td>
<td>20%</td>
</tr>
<tr>
<td>21 - 35</td>
<td>30%</td>
</tr>
<tr>
<td>36 - 50</td>
<td>40%</td>
</tr>
<tr>
<td>51 - 75</td>
<td>50%</td>
</tr>
<tr>
<td>76+</td>
<td>No Credit</td>
</tr>
</tbody>
</table>

- **Quizzes**
  - Approximately 6 quizzes will be held throughout the semester. Quizzes are closed book, closed notes. Quizzes will be given in lecture which contain questions on the material covered in lecture, textbook, and recitation. The quizzes are to be completed individually in the allotted time.
  - **No makeup quizzes will be given, except for PRIOR excused absences with documentation.**
  - All regrade requests must be submitted to an instructor within 1 week of receipt of the graded quiz. Request must identify problem # and reason for the request.

- **Examinations**
  - Exams are closed book, closed notes.
  - A common exam and common final will be given to both lectures.
  - **No makeup exams will be given, except for PRIOR excused absences with documentation.**

- **Attendance**
  - Attendance is expected and will be taken each recitation. You are allowed to miss 1 recitation during the semester without penalty. Any further absences will result in point and/or grade deductions.
  - Students are responsible for all missed work, regardless of the reason for absence. It is also the absentee’s responsibility to get all missing notes or materials.

**Etiquette:**

- **Email**
  When emailing your instructor about the course use the following guidelines to ensure a timely response:
    - use your official @stonybrook.edu email account
    - use a descriptive subject line that includes “CSE 220” and a brief note on the topic (eg. “CSE220: Appointment”)
    - begin with a proper greeting, such as “Hi Prof. McDonnell” or “Hi Prof. Wong”
    - briefly explain your question or concern or request
    - end with a proper salutation that includes your full name, netid, and SBU ID number
• **PIAZZA**

PIAZZA is a forum for additional learning and assistance. It is not the place for cyber-bullying, memes, grade complaints, concerns/comments/criticisms about the course, or in general, anything unrelated to the course material and your learning.

Additional inappropriate uses of PIAZZA include:

- posting more than a few lines of source code from your attempt at a homework.
- posting your solution to a homework or a link to a website containing the solution.

Students are expected to use the PIAZZA forum for all non-personal course-related communication. If you have questions about programming assignments, technical problems that need troubleshooting, or other questions that might be of interest to other students, they must be posted to PIAZZA and not emailed to the instructor or TA.

If code is relevant to your piazza question you may post snippets, but do so in a private post in PIAZZA to the "Instructors Only". Posts must include what you have done so far to find the bug, specific cases when the issue occurs, etc.

Email your instructor directly in the following circumstances:

- If Blackboard is not properly displaying your grades.
- If you cannot come to office hours and need to set up an appointment to meet at another time in this case you must include your availability for the upcoming week.
- If you have need to contact the instructor or TA about a private matter. Examples include:
  * Making arrangements for disability accommodations.
  * To discuss private, personal matters that are impacting your coursework such as physical or mental illness, death in the family, etc.
  * If the instructor asks you to email them something relating to a previous conversation.

**Academic Dishonesty:**

You may discuss the practice problems with anyone you like, however each students’ assignment (including coding) which they submit must be their own work, and only their own work. Any evidence that source code or solutions have been copied, shared, or transmitted in any way (this includes using source code downloaded from the Internet or written by others in previous semesters!) will be regarded as evidence of academic dishonesty. The College of Engineering and Applied Sciences regards academic dishonesty as a very serious matter, and provides for substantial penalties in such cases, such as receiving an 'F' grade, or expulsion from the University. For more information, obtain a copy of the CEAS guidelines on academic dishonesty from the CEAS office.

All examinations will be closed-notes and closed-book. No electronic devices of any kind will be permitted to be used during exams. All cell phones must be silenced or turned off during exams. Any use of electronic devices, textbooks, notes or any other materials will constitute cheating.

Be advised that any evidence of academic dishonesty will be treated with utmost seriousness. Those involved will be prosecuted to the fullest extent permitted by the University and College laws. Each student must pursue his or her academic goals honestly and be personally accountable for all submitted work. Representing another person’s work as your own is always wrong. Any suspected instance of academic dishonesty will be reported to the Academic Judiciary. For more comprehensive information on academic integrity, including categories of academic dishonesty, please refer to the academic judiciary website.
Students with Disabilities:
If you have a physical, psychological, medical or learning disability that may impact on your ability to carry out assigned course work, I would urge that you contact the staff in the Disability Support Services office (DSS), ECC Building (behind SAC), 632-6748/TDD. DSS will review your concerns and determine, with you, what accommodations are necessary and appropriate. All information and documentation of disability is confidential. Students who require assistance during emergency evacuation are encouraged to discuss their needs with their professors and Disability Support Services. For procedures and information go to their and search Fire Safety and Evacuation and Disabilities.

Critical Incident Management:
Stony Brook University expects students to respect the rights, privileges, and property of other people. Faculty are required to report to the Office of Judicial Affairs any disruptive behavior that interrupts their ability to teach, compromises the safety of the learning environment, or inhibits students ability to learn. Faculty in the HSC Schools and the School of Medicine are required to follow their school-specific procedures.

Tentative Course Outline:
The weekly coverage might change as it depends on the progress of the class. However, you must keep up with the reading assignments.

<table>
<thead>
<tr>
<th>Week</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Week 1</td>
<td>• Introduction to Digital Systems and von Neumann Architecture</td>
</tr>
<tr>
<td></td>
<td>• Number Systems: SM, 1’s complement, 2’s complement, floating-point</td>
</tr>
<tr>
<td>Week 2</td>
<td>• MIPS Assembly: Basic Instructions, System Calls, Endianness, Machine Language</td>
</tr>
<tr>
<td>Week 3</td>
<td>• MIPS Assembly: Branches and Loops, Function Calls, Stack, 1-D Arrays</td>
</tr>
<tr>
<td>Week 4</td>
<td>• Digital Logic Design: Logic Gates, Boolean Equations and Algebra</td>
</tr>
<tr>
<td>Week 5</td>
<td>• Digital Logic Design: Multilevel Combinational Logic, K-maps</td>
</tr>
<tr>
<td>Week 6</td>
<td>• Digital Logic Design: Combinational Building Blocks and Timing</td>
</tr>
<tr>
<td>Week 7</td>
<td>• Digital Logic Design: Arithmetic Circuits</td>
</tr>
<tr>
<td>Week 8</td>
<td>• Digital Logic Design: Arithmetic Circuits</td>
</tr>
<tr>
<td></td>
<td>• MIPS Assembly: Memory Alignment, Multi-dimensional Arrays</td>
</tr>
<tr>
<td>Week 9</td>
<td>• MIPS Architecture: Single-Cycle Processors</td>
</tr>
<tr>
<td>Week 10</td>
<td>• MIPS Architecture: Single-Cycle Processors</td>
</tr>
<tr>
<td>Week 11</td>
<td>• MIPS Assembly: Recursive Functions</td>
</tr>
<tr>
<td></td>
<td>• MIPS Architecture: Multicycle Processors</td>
</tr>
<tr>
<td>Week 12</td>
<td>• MIPS Architecture: Multicycle Processors</td>
</tr>
<tr>
<td>Week 13</td>
<td>• MIPS Architecture: Pipelined Processors</td>
</tr>
<tr>
<td>Week 14</td>
<td>• MIPS Architecture: Pipelined Processors</td>
</tr>
<tr>
<td></td>
<td>• System Performance</td>
</tr>
</tbody>
</table>